ASIC/FPGA Verification Engineer Contract Job, Sweden

This job is no longer active!

View all jobs Inter-Consulting Europe (UK) Ltd active


View all jobs ASIC/FPGA Verification Engineer Contract Job, Sweden active on Hipo.ro

View all jobs IT Software active on Hipo.ro

View all jobs Telecommunication active on Hipo.ro


Employer: Inter-Consulting Europe (UK) Ltd
Domain:
  • IT Software
  • Telecommunication
  • Job type: full-time
    Job level: 1 - 5 years of experience
    Location:
  • BUCHAREST
  • Cluj Napoca
  • Abroad
  • nationwide
    Updated at: 10.07.2018
    Remote work: On-site
    Short company description

    Inter-Consulting Group relies on the synergy between quality consultants and customers to form long-term partnerships. It is the success of building these relationships with key customers, coupled with access to our extensive database of skilled consultants that has seen us grow from billings of £100k in 2006, IC has a steady repeat tunover of £5M per annum, keeping its key consultants in contract, partnered with existing long term and new customers. The areas covered are Nordics, USA, Canada, Latin America and Australia.

    Inter-Consulting has a track record of over 15 years of consulting in niche markets. Our core e-business model has zero overheads, delivering our service online with access to a secure database matched to each client's requirements. This enables your managers to review a pre-matched pool of consultants via our www server to accelerate the placement process.

    Requirements

    Key Skills:

     5 + Years of Expertise in IP module verification, System Verilog with the UVM methodology
    Good understanding and knowledge about HW designs are also key factors.
    Good communication skills and interpersonal cooperation is required.
    To have Specman, e knowledge and experience is a bonus.

    Responsibilities

    Typical Tasks:
     
    Verification planning
    Verification specification
    Verification environment (creation/adaptation/maintenance).
    Test case creation
    Usage of uVC´sDevelopment of uVC´s (if needed)
    Usage of reference models (if needed)
    Constrained random testing
    Creation of Coverage matrix
    Writing Verification Reports

    Other info

    Required competence:

    Master degree or similar
    Experienced in using the System Verilog tools and UVM methodology
    Excellent programming skills (SV)
    Experience of SW design for an embedded environment
    Knowledge of hardware design (VHDL/Verilog)
    Good knowledge of verification methodology in general
    Experience in HW verification using e.g. OVM/UVM
    Experience in system level verification
    Experience in Formal Verification
    Experienced in WCDMA, GSM and/or LTE systems
    Good programming skills (C)

    Locations: Lund/Stockhom.
    Start date: ASAP (depend on the availability).
    End date: 6+ months with further extention, ongoing.

    Job-uri similare care te-ar putea interesa:

    Aplica fara CV
    Hybrid

    Cluj Napoca,

    Aplica fara CV
    Hybrid

    Vezi job-uri similare (430)