Junior digital IC verification engineer - 70791

Acest job nu mai este activ!

Vezi toate job-urile Siemens S.R.L. active.

Vezi toate job-urile Junior digital IC verification engineer - 70791 active pe Hipo.ro

Vezi toate job-urile in IT Software active pe Hipo.ro

Angajator: Siemens S.R.L.
  • IT Software
  • Tip job: full-time
    Nivel job: 0 - 1 an experienta
  • Brasov
  • Actualizat la: 26.12.2018
    Scurta descriere a companiei


    Your Qualifications – Solid and Appropriate
    * BSc/MSc degree in Electrical/Electronics Engineering / Automation / Computer Science
    * 0-3 (junior level) years of experience in digital IC verification and/or design
    * Good understanding of OOP, C/C++/C#
    * Good knowledge of digital circuits and hardware description languages (VHDL and/or Verilog)
    * Knowledge of simulation tools and/or FPGA implementation
    * Good knowledge of computer architectures, data transmission protocols, digital interfaces

    Nice to have:
    * Knowledge of scripting languages (Perl, Tcl/Tk, Python, sh, awk, etc.)
    * Experience in verification methodologies (VMM/OVM/UVM/eRM, FormalVerification) and verification languages (e/SystemVerilog, PSL)
    * Knowledge of modeling digital systems (Matlab/Simulink, SystemC)

    Interpersonal skills needed:
    * team player
    * self-organized
    * aim for a high quality standard
    * willing to learn new things
    * desire for self-improvements and innovations in the area of interest
    * comfortable with processes within a large organization Language skills:
    * English – mandatory
    * German – is a plus

    * Occasional or low to medium travelling is required, depending on the project needs


    Your new role – challenging and future -oriented

    The required activities cover the area of verification of digital circuits, depending on the project needs, e.g.: understanding functional specifications (contributions if necessary), contribution to verification plan definition, working (definition, implementation, adaption, analysis) on reference models, verification components, verification environments and/or RTL components, verification and debug at different levels (block, system, gatelevel) using different methodologies, running regressions, run/create scripts for automation.